Conversation
efc96a8 to
3238677
Compare
3b3d81d to
4ccf701
Compare
This commit introduces the CPU verification mechanism to validate Triton kernels without NPU hardware. Key changes include: - Add cpu_backend.py: CPU-based execution backend using LLVM/MLIR infrastructure - Add DebugCPUVerifyPass: Validates that external dialect ops are lowered before CPU execution - Add test/ascend/cpu_verify/: Minimal test cases for vec_add, matmul, and flash attention Usage: export DLC_CPU_VERIFY=1 export LLVM_BINARY_DIR=/path/to/llvm/bin python test/ascend/cpu_verify/test_vec_add.py The CPU backend converts Triton IR to LLVM IR via MLIR passes and executes natively on CPU for rapid iteration and debugging.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This commit introduces a robust framework for software pipelining on NPU targets by implementing stage-based loop partitioning and unrolling.
StageDependencyAnalyzer:
DimAnalyzer & DimensionDisjointSet:
NPUUnrollPipeline: